Data Position with DDR

Acquisition and generation sessions can be configured to acquire or generate the first data sample on the rising or falling edge of the Sample clock or on a delayed version of the rising edge of the Sample clock when the data rate multiplier is configured for DDR operation. The second sample is acquired or generated on each subsequent Sample clock edge. These data positions are shown in the following figure. Notice that the delay is still a fraction of the entire Sample clock period.