NVIC_Type Struct Reference
[CMSIS CM3 NVIC]
#include <core_cm3.h>
Detailed Description
Definition at line 132 of file core_cm3.h.
Field Documentation
Offset: 0x200 Interrupt Active bit Register
Definition at line 142 of file core_cm3.h.
Offset: 0x080 Interrupt Clear Enable Register
Definition at line 136 of file core_cm3.h.
Offset: 0x180 Interrupt Clear Pending Register
Definition at line 140 of file core_cm3.h.
Offset: 0x300 Interrupt Priority Register (8Bit wide)
Definition at line 144 of file core_cm3.h.
Offset: 0x000 Interrupt Set Enable Register
Definition at line 134 of file core_cm3.h.
Offset: 0x100 Interrupt Set Pending Register
Definition at line 138 of file core_cm3.h.
Offset: 0xE00 Software Trigger Interrupt Register
Definition at line 146 of file core_cm3.h.
The documentation for this struct was generated from the following file:
- C:/nxpdrv/LPC1700CMSIS/Core/CM3/CoreSupport/core_cm3.h
Generated on Mon Feb 8 10:01:55 2010 for LPC1700CMSIS Standard Peripheral Firmware Library by
1.5.9