|
#define | AUDIO_IN_IRQ_PREPRIO 6 /* Select the preemption priority level(0 is the highest) */ |
|
#define | AUDIO_OK ((uint8_t)0) |
|
#define | AUDIO_ERROR ((uint8_t)1) |
|
#define | AUDIO_TIMEOUT ((uint8_t)2) |
|
#define | AUDIO_FREQUENCY_192K ((uint32_t)192000) |
|
#define | AUDIO_FREQUENCY_192K ((uint32_t)192000) |
|
#define | AUDIO_FREQUENCY_96K ((uint32_t)96000) |
|
#define | AUDIO_FREQUENCY_96K ((uint32_t)96000) |
|
#define | AUDIO_FREQUENCY_48K ((uint32_t)48000) |
|
#define | AUDIO_FREQUENCY_48K ((uint32_t)48000) |
|
#define | AUDIO_FREQUENCY_44K ((uint32_t)44100) |
|
#define | AUDIO_FREQUENCY_44K ((uint32_t)44100) |
|
#define | AUDIO_FREQUENCY_32K ((uint32_t)32000) |
|
#define | AUDIO_FREQUENCY_32K ((uint32_t)32000) |
|
#define | AUDIO_FREQUENCY_22K ((uint32_t)22050) |
|
#define | AUDIO_FREQUENCY_22K ((uint32_t)22050) |
|
#define | AUDIO_FREQUENCY_16K ((uint32_t)16000) |
|
#define | AUDIO_FREQUENCY_16K ((uint32_t)16000) |
|
#define | AUDIO_FREQUENCY_11K ((uint32_t)11025) |
|
#define | AUDIO_FREQUENCY_11K ((uint32_t)11025) |
|
#define | AUDIO_FREQUENCY_8K ((uint32_t)8000) |
|
#define | AUDIO_FREQUENCY_8K ((uint32_t)8000) |
|
#define | DEFAULT_AUDIO_IN_VOLUME 64 |
|
#define | MAX_CH_NUMBER (4) |
|
#define | MAX_FS (96000) |
|
#define | MAX_SAMPLES_PER_CH ((MAX_FS/1000)*2) |
|
#define | AUDIO_IN_DFSDM_CLK_ENABLE() __HAL_RCC_DFSDM_CLK_ENABLE() |
|
#define | AUDIO_IN_DFSDM_1st_CHANNEL DFSDM_Channel5 |
|
#define | AUDIO_IN_DFSDM_2nd_CHANNEL DFSDM_Channel1 |
|
#define | AUDIO_IN_DFSDM_3rd_CHANNEL DFSDM_Channel7 |
|
#define | AUDIO_IN_DFSDM_4rd_CHANNEL DFSDM_Channel6 |
|
#define | AUDIO_IN_DFSDM_1st_FILTER DFSDM_Filter0 |
|
#define | AUDIO_IN_DFSDM_2st_FILTER DFSDM_Filter1 |
|
#define | AUDIO_IN_DFSDM_3rd_FILTER DFSDM_Filter2 |
|
#define | AUDIO_IN_DFSDM_4th_FILTER DFSDM_Filter3 |
|
#define | AUDIO_IN_DFSDM_CKOUT_GPIO_CLK_ENABLE() __HAL_RCC_GPIOC_CLK_ENABLE() |
|
#define | AUDIO_IN_DFSDM_CKOUT_GPIO_PORT GPIOC |
|
#define | AUDIO_IN_DFSDM_CKOUT_PIN GPIO_PIN_2 |
|
#define | AUDIO_IN_DFSDM_CH12_DATAIN_GPIO_CLK_ENABLE() __HAL_RCC_GPIOB_CLK_ENABLE() |
|
#define | AUDIO_IN_DFSDM_CH12_DATIN_GPIO_PORT GPIOB |
|
#define | AUDIO_IN_DFSDM_CH12_DATIN_PIN GPIO_PIN_6 |
|
#define | AUDIO_IN_DFSDM_CH12_EXT_DATAIN_GPIO_CLK_ENABLE() __HAL_RCC_GPIOB_CLK_ENABLE() |
|
#define | AUDIO_IN_DFSDM_CH12_EXT_DATIN_GPIO_PORT GPIOB |
|
#define | AUDIO_IN_DFSDM_CH12_EXT_DATIN_PIN GPIO_PIN_8 |
|
#define | AUDIO_IN_DFSDM_CH34_EXT_DATAIN_GPIO_CLK_ENABLE() __HAL_RCC_GPIOC_CLK_ENABLE() |
|
#define | AUDIO_IN_DFSDM_CH34_EXT_DATIN_GPIO_PORT GPIOC |
|
#define | AUDIO_IN_DFSDM_CH34_EXT_DATIN_PIN GPIO_PIN_0 |
|
#define | AUDIO_IN_DFSDM_CKOUT_DATIN_AF GPIO_AF6_DFSDM |
|
#define | AUDIO_IN_DFSDM_DMA_CLK_ENABLE() __HAL_RCC_DMA1_CLK_ENABLE() |
|
#define | AUDIO_IN_DFSDM_DMA_1st_CHANNEL DMA1_Channel4 |
|
#define | AUDIO_IN_DFSDM_DMA_2nd_CHANNEL DMA1_Channel5 |
|
#define | AUDIO_IN_DFSDM_DMA_3rd_CHANNEL DMA1_Channel6 |
|
#define | AUDIO_IN_DFSDM_DMA_4th_CHANNEL DMA1_Channel7 |
|
#define | AUDIO_IN_DFSDM_DMA_1st_CH_IRQn DMA1_Channel4_IRQn |
|
#define | AUDIO_IN_DFSDM_DMA_2nd_CH_IRQn DMA1_Channel5_IRQn |
|
#define | AUDIO_IN_DFSDM_DMA_3rd_CH_IRQn DMA1_Channel6_IRQn |
|
#define | AUDIO_IN_DFSDM_DMA_4th_CH_IRQn DMA1_Channel7_IRQn |
|
#define | AUDIO_IN_DFSDM_DMA_PERIPH_DATA_SIZE DMA_PDATAALIGN_WORD |
|
#define | AUDIO_IN_DFSDM_DMA_MEM_DATA_SIZE DMA_MDATAALIGN_WORD |
|
#define | AUDIO_IN_DFSDM_DMA_1st_CH_IRQHandler DMA1_Channel4_IRQHandler |
|
#define | AUDIO_IN_DFSDM_DMA_2nd_CH_IRQHandler DMA1_Channel5_IRQHandler |
|
#define | AUDIO_IN_DFSDM_DMA_3rd_CH_IRQHandler DMA1_Channel6_IRQHandler |
|
#define | AUDIO_IN_DFSDM_DMA_4th_CH_IRQHandler DMA1_Channel7_IRQHandler |
|