|
#define | BNRG_SPI_INSTANCE SPI1 |
|
#define | BNRG_SPI_CLK_ENABLE() __SPI1_CLK_ENABLE() |
|
#define | BNRG_SPI_MODE SPI_MODE_MASTER |
|
#define | BNRG_SPI_DIRECTION SPI_DIRECTION_2LINES |
|
#define | BNRG_SPI_DATASIZE SPI_DATASIZE_8BIT |
|
#define | BNRG_SPI_CLKPOLARITY SPI_POLARITY_LOW |
|
#define | BNRG_SPI_CLKPHASE SPI_PHASE_1EDGE |
|
#define | BNRG_SPI_NSS SPI_NSS_SOFT |
|
#define | BNRG_SPI_FIRSTBIT SPI_FIRSTBIT_MSB |
|
#define | BNRG_SPI_TIMODE SPI_TIMODE_DISABLED |
|
#define | BNRG_SPI_CRCPOLYNOMIAL 7 |
|
#define | BNRG_SPI_BAUDRATEPRESCALER SPI_BAUDRATEPRESCALER_16 |
|
#define | BNRG_SPI_CRCCALCULATION SPI_CRCCALCULATION_DISABLED |
|
#define | BNRG_SPI_RESET_PIN GPIO_PIN_0 |
|
#define | BNRG_SPI_RESET_MODE GPIO_MODE_OUTPUT_PP |
|
#define | BNRG_SPI_RESET_PULL GPIO_PULLUP |
|
#define | BNRG_SPI_RESET_SPEED GPIO_SPEED_LOW |
|
#define | BNRG_SPI_RESET_ALTERNATE 0 |
|
#define | BNRG_SPI_RESET_PORT GPIOH |
|
#define | BNRG_SPI_RESET_CLK_ENABLE() __GPIOH_CLK_ENABLE() |
|
#define | BNRG_SPI_SCLK_PIN GPIO_PIN_5 |
|
#define | BNRG_SPI_SCLK_MODE GPIO_MODE_AF_PP |
|
#define | BNRG_SPI_SCLK_PULL GPIO_PULLDOWN |
|
#define | BNRG_SPI_SCLK_SPEED GPIO_SPEED_HIGH |
|
#define | BNRG_SPI_SCLK_ALTERNATE GPIO_AF5_SPI1 |
|
#define | BNRG_SPI_SCLK_PORT GPIOA |
|
#define | BNRG_SPI_SCLK_CLK_ENABLE() __GPIOA_CLK_ENABLE() |
|
#define | BNRG_SPI_MISO_PIN GPIO_PIN_6 |
|
#define | BNRG_SPI_MISO_MODE GPIO_MODE_AF_PP |
|
#define | BNRG_SPI_MISO_PULL GPIO_NOPULL |
|
#define | BNRG_SPI_MISO_SPEED GPIO_SPEED_HIGH |
|
#define | BNRG_SPI_MISO_ALTERNATE GPIO_AF5_SPI1 |
|
#define | BNRG_SPI_MISO_PORT GPIOA |
|
#define | BNRG_SPI_MISO_CLK_ENABLE() __GPIOA_CLK_ENABLE() |
|
#define | BNRG_SPI_MOSI_PIN GPIO_PIN_7 |
|
#define | BNRG_SPI_MOSI_MODE GPIO_MODE_AF_PP |
|
#define | BNRG_SPI_MOSI_PULL GPIO_NOPULL |
|
#define | BNRG_SPI_MOSI_SPEED GPIO_SPEED_HIGH |
|
#define | BNRG_SPI_MOSI_ALTERNATE GPIO_AF5_SPI1 |
|
#define | BNRG_SPI_MOSI_PORT GPIOA |
|
#define | BNRG_SPI_MOSI_CLK_ENABLE() __GPIOA_CLK_ENABLE() |
|
#define | BNRG_SPI_CS_PIN GPIO_PIN_2 |
|
#define | BNRG_SPI_CS_MODE GPIO_MODE_OUTPUT_PP |
|
#define | BNRG_SPI_CS_PULL GPIO_PULLUP |
|
#define | BNRG_SPI_CS_SPEED GPIO_SPEED_HIGH |
|
#define | BNRG_SPI_CS_ALTERNATE 0 |
|
#define | BNRG_SPI_CS_PORT GPIOB |
|
#define | BNRG_SPI_CS_CLK_ENABLE() __GPIOB_CLK_ENABLE() |
|
#define | BNRG_SPI_IRQ_PIN GPIO_PIN_5 |
|
#define | BNRG_SPI_IRQ_MODE GPIO_MODE_IT_RISING |
|
#define | BNRG_SPI_IRQ_PULL GPIO_NOPULL |
|
#define | BNRG_SPI_IRQ_SPEED GPIO_SPEED_HIGH |
|
#define | BNRG_SPI_IRQ_ALTERNATE 0 |
|
#define | BNRG_SPI_IRQ_PORT GPIOC |
|
#define | BNRG_SPI_IRQ_CLK_ENABLE() __GPIOC_CLK_ENABLE() |
|
#define | BNRG_SPI_EXTI_IRQn EXTI9_5_IRQn |
|
#define | BNRG_SPI_EXTI_IRQHandler EXTI9_5_IRQHandler |
|
#define | BNRG_SPI_EXTI_PIN BNRG_SPI_IRQ_PIN |
|
#define | BNRG_SPI_EXTI_PORT BNRG_SPI_IRQ_PORT |
|